



ELEC 305

Digital System Design Lab

Fall 2024

Lecture 6: DSP Algorithms on FPGAs



- The project topic is not set, students prepare their own proposals and negotiate with the instructor
- There are many great project examples on the MIT 6.111 course website that you can check out: <u>https://web.mit.edu/6.111/volume2/www/f2019/</u> (see "Past projects - all")
- These are typically challenging signal (audio or image) processing and/or game-based projects
- Since this is the 2nd semester of our course, we don't have as many interface modules and infrastructure capabilities, but we can purchase modules if you have exciting proposals for them!
 - I can help you with building custom modules / boards too, but these things take time, and you'll have to factor that into your time plan in your project proposal
- We already have a few audio IO modules and accelerometers as well as FPGA boards that you can use for the projects, I'll provide mode details on them later



- I will accept individual submissions, I believe we can arrange board access. We'll scale CPs accordingly.
- You'll get 1 chance at a proposal revision (until <u>12.12.2024</u>) and you have to have a proposal accepted by the second deadline (<u>22.12.2024</u>) or you unfortunately lose 35% of the course grade. Earlier is OK.
- Challenging projects will receive higher credit. To facilitate this, each project will be issued a "challenge point" (CP) between 1 and 4. The CP of your project will modulate your 35% project grade as follows:
 - CP = 1 \rightarrow your project can get max. 28.5% out of the 35%
 - CP = 2 \rightarrow your project can get max. 30.5% out of the 35%
 - CP = $3 \rightarrow$ your project can get max. 32.5% out of the 35%
 - CP = 4 \rightarrow your project can get max. 35.0% out of the 35%
- I will provide suggestions during the proposal phase to push all projects up to CP=4, but it's your choice



I'm open to questions about project ideas

(send me an e-mail, we can arrange a meeting too).

 I know it's not easy to choose one, so please ask, we'll find a project that motivates you



- Short review for Part 1
- Motivation for DSP on FPGAs
- Breaking down the FIR filter algorithm
- Optimizing the FIR filter

© 2024 Burak Soner

© 2024 Burak Soner



- Part 1 consisted of ...
 - <u>describing</u> a circuit using ("DUT") VHDL based on a given set of specifications
 - using Vivado to automatically <u>synthesize</u> the DUT and <u>implement</u> it on the FPGA
 - simulate DUT behavior in VHDL, characterize its accuracy
 - constrain and analyze its timing characteristics
 - consequently optimize it if it fails



Arithmetic	Functions
, arennicere	i directorio



DSP48E1 Primitive: 48-bit Multi-Functional Arithmetic Block

1.	library IEEE;
2.	use IEEE.STD LOGIC 1164.ALL;
3.	
4.	entity coffeemaker is
5.	<pre>Port (clk : in STD_LOGIC;</pre>
6.	<pre>led : out STD LOGIC;</pre>
7.	sw : in STD LOGIC
8.);
9.	end coffeemaker;
10.	
11.	architecture Behavioral of coffeemaker is
12.	<pre>signal pulse : std logic := '0';</pre>
13.	<pre>signal count : integer range 0 to 199999999 := 0;</pre>
14.	begin
15.	<pre>process(clk, sw)</pre>
16.	begin
17.	
18.	end process;
19.	Failed Timing! -8.808 -8.80
20.	<pre>led <= pulse;</pre>
21.	end Behavioral;



0 2024 Burak Soner



 Recently, we talked about fixed point number representations, and doing arithmetic operations with them



ට 2024 Burak Soner

2024 Burak Soner



 Recently, we talked about fixed point number representations, and doing arithmetic operations with them



O 2024 Burak Soner

• We also mentioned two important classes of optimizations:

🛛 2024 Burak Soner



 Recently, we talked about fixed point number representations, and doing arithmetic operations with them



6 PM Midnight 10 11 8 Time 40 40 40 20 30 40 Т A а s k В Ο $\mathbf{\tilde{c}}$ r d e ð

Laundry pipeline diagram

- We also mentioned two important classes of optimizations:
 - 1. RTL-level, pipelining and parallelism

05/12/2024

2024 Burak Soner



 Recently, we talked about fixed point number representations, and doing arithmetic operations with them



Laundry pipeline diagram



- We also mentioned two important classes of optimizations:
 - 1. RTL-level, pipelining and parallelism
 - 2. Using device primitives (e.g., DSP48E1 for our Artix-7)

Arithmetic Functions



05/12/2024

Motivation: DSP on FPGAs



- Signal processing circuits are heavily used in telecom / networking
 - Filters, equalizers, OFDMs, PLLs, interpolators, DDS, ...
- The prototyping cycle usually goes like this:
 - 1. Very early PoC \rightarrow CPUs / MCUs ("just testing")
 - 2. Hardware-in-the-loop / custom application \rightarrow FPGAs
 - 3. Proven design, let's make it scalable \rightarrow ASIC
- We're investigating 2. There are books dedicated to it $\rightarrow \rightarrow$
- The lifecycle stops at 2 if there isn't a market for the ASIC



Motivation: DSP on FPGAs

2024 Burak Soner

- FPGA clock speeds are not faster than CPU/GPUs or ASICs!
- but the two optimizations we mentioned make FPGAs very attractive for DSP:
- 1. arbitrary parallelization / pipelining schemes
- 2. coupling that with efficient primitives such as DSP IP cores



For instance, CERN researchers use FPGAs in

their particle accelerators to filter many signals in parallel $\rightarrow \rightarrow \rightarrow \rightarrow$

In this case it's 84 filters, but it's a work-in-progress so requirements probably change down the line

Motivation: DSP on FPGAs

- FPGA vs. processors → optimization capabilities, but ASIC vs. FPGA is different
- FPGAs are typically preferred over ASICs when "reconfigurability after deployment" is a requirement, or when ASIC cost is too high

ation. DSP on FFGAS





- Design operates synchronous with Booster RF sweeping from 37MHz to 53MHz
- Provides bucket by bucket damping on all 84 Booster bunches

BIW 12 Nathan Eddy Fermilab

slide src: https://accelconf.web.cern.ch/BIW2012/talks/weap02_talk.pdf

13



Motivation: DSP on FPGAs

2024 Burak Sonei



One of the most exciting FPGA-DSP applications is a software-defined radio (SDR)



Motivation: DSP on FPGAs

2024 Burak Sone



 Being able to use an SDR & designing DSP algorithms for its on-board FPGA is an important skill for almost all defense and telecommunications jobs out there!







 Let's start simple → one important building block used in most DSP applications is the FIR filter

© 2024 Burak Soner



Img src: https://wirelesspi.com/finite-impulse-response-fir-filters/



- Let's start simple → one important building block used in most DSP applications is the FIR filter
- FIR: Finite Impulse Response

2024 Burak Soner



Img src: https://wirelesspi.com/finite-impulse-response-fir-filters/



- Let's start simple \rightarrow one important building block used in most DSP applications is the FIR filter
- FIR: Finite Impulse Response
 - meaning the impulse response of the filter is "zero after some point"
- This makes the filter stable
 - You might remember IIRs as being (potentially) unstable, that's because they have feedback, their impulse may never decay to 0 (depending on how the fed-back output turns out)



(b) Note the stopband attenuation of 60 dB and passband ripple within 0.1 dB

Img src: https://wirelesspi.com/finite-impulse-response-fir-filters/



- We mentioned SDRs, so let's cover a telecommunication application where the FIR filter takes a role
- The Amplitude Modulation (AM) demodulator is one such appl. where the envelope of a signal is recovered from an RF signal in noise

What is the mathematical form of the AM RF signal? © 2024 Burak Soner



- We mentioned SDRs, so let's cover a telecommunication application where the FIR filter takes a role
- The Amplitude Modulation (AM) demodulator is one such appl. where the envelope of a signal is recovered from an RF signal in noise
- The RF signal is basically a carrier (ω) multiplied with the "message" signal (A(t) below) contaminated with noise:

 $m(t) = A(t) \cdot \cos(\omega t + \phi(t))$ + noise

How do we demodulate this at the receiver side?

© 2024 Burak Sone

FIR filter



- We mentioned SDRs, so let's cover a telecommunication application where the FIR filter takes a role
- The Amplitude Modulation (AM) demodulator is one such appl. where the envelope of a signal is recovered from an RF signal in noise
- The RF signal is basically a carrier (ω) multiplied with the "message" signal (A(t) below) contaminated with noise:

$$m(t) = A(t) \cdot \cos(\omega t + \phi(t))$$
 + noise



 On the receiver side we first run the RF through a "mixer" (multiplication with a local oscillator at carrier freq.), and then lowpass-filter the output to recover A(t)



• The LPF in this AM demod can be implemented with an FIR filter

- It doesn't have to be an FIR by the way, don't get confused, you could use an IIR, but designing a stable IIR filter for a simple task like this is typically more complicated than necessary, and outside the scope of this course

• Let's assume a 1 MHz carrier and A(t) bandwidth of 10 kHz

- Tidbit: AM is 535 to 1605 kHz, 1/2 λ antennas are basically towers $\rightarrow \rightarrow \rightarrow \rightarrow \rightarrow$



 Assuming a perfect mixer, we'd be operating at baseband, and want the FIR LPF to have a cut-off at 15 kHz to be safe



img src: https://en.wikipedia.org/wiki/Mast_radiate



• We want a digital implementation, we'll use an ADC, how fast should we sample the signal?

© 2024 Burak Soner

© 2024 Burak Soner

② 2024 Burak Soner



- We want a digital implementation, so we need to digitize the incoming baseband signals first
 - In an SDR, the mixing part could be achieved with what's called a "digital downconversion" (DDC), so we would be working on the FIR filter with digitized inputs directly. This is an advanced method though, see <u>this ADI article</u> on IQ sampling and DDC for more info. Let's assume we're digitizing the incoming baseband for this FIR filter analysis.
- Let's pass it through an ADC, sampling the incoming signal at 100 kHz
 - Note that this is much higher than the necessary 20 kHz @Nyquist, no good reason, just for easier visualization
- To apply the filter, we'll convolve the resulting digitized input signal with the filter "kernel"
- The kernel is what computer scientists call a stripped version of the impulse response of the filter (cut the zeros out)





- We usually need to go through FIR filter design steps to get the kernel, but that's not really a part of this course
- Therefore let's use an online calculator: <u>https://fiiir.com/</u>
- Given a few desired parameters, FIR filter design is a pretty straightforward optimization problem
- This is an automated designer that solves that problem to some degree of tolerance, taking as input...
 - sampling frequency
 - windowing method to be used
 - desired cutoff frequency
 - desired transition bandwidth





- The simplest FIR filter we can think of for this application is one with a rectangular window and no constraint on the transition bandwidth $\rightarrow \rightarrow \rightarrow$
- This results in a 3-coefficient approximation of the sinc:



Filter code

0.315959098165080776 0.368081803669838503

0.315959098165080776

an lat					
--------	--	--	--	--	--



Status

FIIIR! - Design FIR & IIR Filters - From TomRo





• The tightest transition band (1kHz) creates the best approx. to the ideal FIR LPF with a rect window (rect pulse in the freq domain), but this one has 91 coefs (higher complexity):



Filter Characteristics

Sample number

05/12/2024

Sample number



 If we need smoother functions at the output we could opt for Blackman windows too (with even higher complexity though):



Nevertheless, these are more advanced DSP topics, not our concern for now



• Let's settle for a simpler 5-coef filter with a relaxed transition bandwidth constraint





Let's simulate this, a random baseband signal of 10 kHz bandwidth, contaminated by noise:





When we apply the 5-coef filter we just designed, the high-band noise power decreases



- OK we have the software verification, the LPF works
- how can we deploy this on an FPGA, what do we need to consider? How did we transition from an algorithm on paper to a digital design earlier (hint: linear regression)?



- Considerations:
 - Lay out the computational graph like we did earlier for the linear regressor
 - The FIR is already in discrete time, so sampling is already done
 - Quantize the values in the computational graph (i.e., convert floats to fixed point)

• Let's start by drawing the computational graph to motivate STA and optimizations

 we'll translate the numbers to fixed point representations and have a look at accuracy against the software implementation in the pre-lab session



The FIR filter is applied by a convolution operation

$$egin{aligned} y[n] &= b_0 x[n] + b_1 x[n-1] + \dots + b_N x[n-N] \ &= \sum_{i=0}^N b_i \cdot x[n-i], \end{aligned}$$

© 2024 Burak Sone

• where x[n-N] are input samples, and b0, b1, ... bN are kernel elements (i.e., impulse response samples)

- note however that the kernel is inverted in time, so b0 is the last element of the impulse response

- digital designers typically call the result of the multiplication with a kernel element and its corresponding input sample, e.g., b0*x[n], a <u>"filter tap"</u>
- the # of taps is an indication how complex the implementation is (our example is a 5-tap filter)



- The computational graph therefore looks like this $\rightarrow \rightarrow \rightarrow \rightarrow \rightarrow \rightarrow \rightarrow$
- However we already know x_n-1 = (x_n delayed by 1 clock cycle), so this is an equivalent graph:



- The red line is called a "delay line"
- It's typically implemented with a series of flip-flops delaying the signal by 1 clock cycle each



 This graph repeats for every input sample to compute the corresponding output sample



• Now let's forget about Vivado for a sec and think of how we would implement this ourselves



© 2024 Burak Soner

2024 Burak Soner



- Now let's forget about Vivado for a sec and think of how we would implement this ourselves
- Delays are basically FFs. We need 5 multipliers and 5 adders.



- Now try to picture the timing: Assign virtual flip-flops at circuit inputs and outputs like STA does, and then compute the time that it takes for the combinational circuit in between to run.
- Mults, adders and flip-flops, ..., that's pretty long, this circuit may run into timing problems with fast clocks
- Can you think of some basic optimizations to reduce the path lengths?

2024 Burak Soner



• The one we have is called "direct form". One well-known optimization is a "transposed" form

- This changes the order in which the ops are applied, so it's the same math, but less combinational delay for the paths
- Any ideas for increasing clock speeds further?



img src: https://vhdlwhiz.com/part-2-finite-impulse-response-fir-filters/

2024 Burak Soner



 Pipelining this is also possible, creating even less risk of setup-hold time violations, allowing for faster clocks in expense of more clock cycles of latency



Pipelined Transposed FIR

img src. https://www.youtube.com/watch?v= 1LIX-V5yCA&t=158s

2024 Burak Soner



- More complex optimizations are possible, especially depending on the values of the coefs
- For instance for symmetric coefs, the computations can be "folded" to reduce the number of multiplications by a factor of 2:
- Or half-band filters allow for skipping computations for zero-valued coefficients etc.
- The list of optimizations for specific FIR filter configurations can keep going, this is a "fruitful" engineering problem





© 2024 Burak Sonei



$next \rightarrow lab \; 3$

I'll provide you Python-based software tools to help your testbench

