

ELEC 305

Digital System Design Lab

Fall 2024

Lecture 3: Simulation / Verification **Recap**

© 2024 Burak Soner

- **E** At this point, we know how to **describe** a simple circuit using VHDL based on a given set of specifications
- **.** We know how to use Vivado to automatically **synthesize** that circuit and **implement** it on the FPGA
- New \rightarrow We can also use VHDL to generate test signals for our circuits to **simulate** their behavior rather than testing the system directly on the FPGA hardware
- **Today we'll have a look at the simulation (and more** generally the verification) aspect, which will guide us when we start working on more complicated systems

30. **end** Behavioral;

- **.** Intro to simulation and verification in digital circuits
- Verification approaches: why is it a hard problem?
- **.** Using VHDL for simulation
- Vivado's simulator and open-source options: GHDL + GTKWave

- **.** Intro to simulation and verification in digital circuits
- Verification approaches: why is it a hard problem?
- **.** Using VHDL for simulation

▪ Vivado's simulator and open-source options: GHDL + GTKWave

■ Waterfall →→→→→

The specs dictate how the design should turn out, and simulations (+ other techniques) are used to verify that

- analyzer) is also done, but simulation can ■ Verification on hardware (e.g., FPGA + logic cover significantly more cases
- **E** Simulation is also sometimes the only feasible option for complicated designs and for debugging internal signals (can't put scope probes on signals inside the FPGA)

■ Most projects spend >50% of the total engineering effort in verification. There are even dedicated verification companies, it's an industry on its own!

- **.** The "Wilson Research" Group Functional Verification Study" (WRG-FVS) by Mentor (now part of Siemens) keeps tabs on sector dynamics
- See how the number of verification engineers surpassed the number of design engineers in projects over the years!

Mean Peak Number of Engineers on an ASIC/IC Project

Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study Source:

© 2020 Mentor Graphics Corporation

Menior

24 HF, 2020 Wilson Research Group Functional Verification Study, Oct 2020

Mean Peak Number of Engineers By ASIC/IC Design Size

Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

© 2020 Mentor Graphics Corporation

Menior A Siemens Rusiness

Mean Peak Number of Engineers on a FPGA Project

Mean Peak Number of Engineers on FPGA Project

Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

© 2020 Mentor Graphics Corporation

Menior A Siemens Business

26 HF, 2020 Wilson Research Group Functional Verification Study, Oct 2020

Percentage of FPGA Project Time Spent in Verification

- **There are many levels of verification: behavioral sim (no** timing) is the first / fastest / simplest and it is inaccurate for timing. Then post-synth and post-impl are more accurate, but they take more time
- going after the FPGA ■ If we were to keep deployment phase and fabricate this circuit (i.e., ASIC), there would be even further testing too.

See the ["magic smoke test"](https://gesrepair.com/magic-smoke-test/) for fun.

FPGA Biggest Functional Verification Challenge

FPGA Biggest Functional Verification Challenge

Picture this digital design workflow chart in the following way:

- **Design specifications stage** \rightarrow **abstract representation of your** circuit, in words and numbers (e.g., "LED should blink at 1 Hz")
- **E** As you go down, you transform that representation,
	- first into functional software (e.g., with C / Python)
	- then into an HDL,
	- then into a gate netlist (synthesis),
	- and finally into an FPGA bitstream (implementation + write bitstream).
- After each of those steps, you have the option of "running" the circuit with certain stimuli and checking outputs.
- All of these runs would be simulations, we just don't call the final step that runs on the FPGA (or the ASIC) "simulation" *per se*, because that is the intended outcome of the project.

- We run "testbenches" in simulations
- A testbench consists of...
	- input stimuli for the device under test (DUT)
	- a mapping between simulation signals and the DUT ports
- **The simulator tool takes the testbench stimuli, the DUT** description (in VHDL / Verilog) and runs something called "discrete event simulation" (DES) to calculate the outputs so you can cross them with specs
- **DES** is a generic concept for simulating discontinuous systems, we just employ it here, nothing new.

- Why is it called a "testbench"?
- tool or via a PC) waveform generators and **• We test final deployed digital hardware** (on FPGAs and ASICs) like this (right), with programmed (either via buttons on the logic analyzers on a bench.
- **The simulator mimics this on earlier** stages of the design workflow, so people called it a "testbench".

itps://www.ikalogic.com/assets/images/galleries/sp209/0%20Logic%20analyzer%

- **For instance let's consider our blinking LED task from Lab 1, a checkoff list looked like this:**
- SW# are the stimuli
- LEDs are the outputs
- **· Seq1-12 constitute all logical** combinations of the inputs
- **The simulation testbench for** this lab would basically mimic what I did during the lab hours \rightarrow "stimulate" the switches and

record how the LEDs behave

- **.** Why didn't we simulate Lab 1?
- **•** Simulators try to capture high-resolution timing information and extremely fast transients like gate delays etc., so they work at high time resolutions like 1 ps.
- means we need to monitor at least a full period, which means at least ≈10 seconds. ■ We're trying to see if an LED blinks at 1 Hz or 2 Hz for ≈10 different switch configurations, that \rightarrow That's at least 10^13 simulation steps when the time resolution is 1ps!!
	- Even if the simulation ran in reasonable time, the (uncompressed) simulation record file for this small experiment would be >10 GB !!
- **.** It's possible to enlarge the step time, but convergence issues start after 1ns since the gate models aren't valid for larger steps, so you can't really run the simulation in that scenario (you might know "max step size" issues in MATLAB, this is similar, the solver breaks down. See ELEC518 for more on this).

- **EXECT** Let's change Lab 1 a bit and make it feasible for us to do the checkoff in simulation
	- \rightarrow 5 kHz blink rather than 1 Hz, simulation time of 15 ms (\approx 10 MB), 1 ms waits between seqs
- **The clock is still very fast compared to** the rest of the circuit, but now at least we can simulate the desired behavior \rightarrow

- **That was behavioral sim., post-synth and post-impl simulations add more accurate timing info**
- **EX** Zoom in to the 7ms mark, see how the LED responses are delayed a bit in post-synth, and there's further delay on the LED0 line after implementation. Post-impl is the most accurate.

- **.** Intro to simulation and verification in digital circuits
- Verification approaches: why is it a hard problem?
- **.** Using VHDL for simulation

▪ Vivado's simulator and open-source options: GHDL + GTKWave

. Intro to simulation and verification in digital circuits

- Verification approaches: why is it a hard problem?
- **.** Using VHDL for simulation

▪ Vivado's simulator and open-source options: GHDL + GTKWave

Sea

5 6

- Lab 1 verification was easy enough just now... so why is verification hard?
- Mainly because verification effort grows fast vs. the increase in design complexity
- We had to test for 8 combinations with a 3-bit \blacksquare E.g., consider the case in which we need a 6-bit password instead of a 3-bit password for Lab 1. password, with 6-bits we need to test for 64.
- **Once you start factoring in different aspects,** things start getting out of hand if you're planning to continue on this exhaustive testing approach, especially with multiple clock/control paths and complex arithmetic

Verification Approaches

- **.** In more formal terms, verifying a complex design (similar to verifying a software program) is a problem that is ["NP-hard](https://en.wikipedia.org/wiki/NP-hardness#)"
- **While it is certainly not unsolvable, sometimes exhaustive** testing is infeasible since total runtime can be as much as **years** even on supercomputers
- **Therefore, clever approaches are always sought for**
- **These range from simply designing a good simulation** testbench that represents the verification space well and finds possible bugs, to more complicated algorithmic solutions that can augment or even replace such brute force simulation-testing

- So we've talked about two somewhat naive approaches:
	- 1) exhaustive testing of "all possible scenarios" in the verification space
	- 2) coming up with fewer clever tests that represent the whole space those scenarios cover
- **.** There are at least two other prominent options:
	- algorithm searches or optimizes for representative tests as the tests are running and the - *Intelligent verification:* can be briefly summarized as an adaptive version of (2), where an outputs are analyzed. For instance, you do 1 test, see the results, design the next test so that it tests a maximally different part of the verification space, and so on and so forth until you cover as much of the space as possible with as few tests as possible.
	- *- Formal verification:* rather than simulating possible scenarios and interpreting them, you try to model the system you designed mathematically so that you can try to rigorously prove that the system works as intended via [assertions](https://firsteda.com/news/an-introduction-to-assertion-based-verification-part-1/).

Verification Approaches

- **.** Intelligent verification is a growing field, but it's relatively new right now so it's not prevalent in the industry
- proof to truly verify that your design works as intended". ▪ **Formal verification** is motivated by the following idea: "You will not be able to run a truly exhaustive test for most practical designs, and an incomplete exhaustive test can be misleading (see the example described on the right), SO you need rigorous
- **.** This is a very promising field that has made it into standard practices (Vivado [supports](https://support.xilinx.com/s/article/25007?language=en_US#A4) one method called "Equivalency Checking"), but it's very specialized work since the methods typically have constraints that need to be "tuned" for the design. See [this](https://www.reddit.com/r/ECE/comments/j2zzuh/formal_vs_simulation_in_hardware_verification/) [reddit thread](https://www.reddit.com/r/ECE/comments/j2zzuh/formal_vs_simulation_in_hardware_verification/) for formal verification "lore" in the industry.

ohn Harrison

Verification Approaches

- Good formal verification methods usually saves people A LOT of time and money since "exhaustive testbenching" is extremely infeasible in some complex projects (e.g., think of a Pentium CPU project)
- . However coming up with such methods for general use cases is also very hard. Typically experts get contracted specifically for a project and devises / tunes methods accordingly. See one such expert [here \(GT LLC\)](https://zipcpu.com/tutorial/formal.html) →→→→→→→→→→→

 $16 / 285$

. Intro to simulation and verification in digital circuits

- Verification approaches: why is it a hard problem?
- **.** Using VHDL for simulation

▪ Vivado's simulator and open-source options: GHDL + GTKWave

. Intro to simulation and verification in digital circuits

▪ Verification approaches: why is it a hard problem?

. Using VHDL for simulation

▪ Vivado's simulator and open-source options: GHDL + GTKWave

- VHDL was originally devised for just *describing* circuits, people *read* VHDL descriptions to verify circuit functionality *on paper*, so VHDL was like a documentation format.
- Naturally, two additional uses emerged for VHDL to augment this workflow:
	- Automatic Synthesis: Given the VHDL description, generate a circuit design in terms of known components (e.g., the CLBs on the FPGA, stuff that we see on the schematic after implementation)
		- "Logic compilers" were developed: Took VHDL circuit descriptions + component libraries as input, generating FPGA-deployable circuits as output
	- *Simulation*: Given a VHDL description, verify the performance of the circuits that is represented by that description
		- "Logic simulators" were developed: Took VHDL circuit descriptions (DUT) + input stimulus vectors as input, generating DUT responses as output

- Component libraries for synthesis are developed "offline" by FPGA manufacturers, so synthesis is covered. How do we generate the input stimuli for simulation?
- **We can of course manually write vectors of signals for each test case in simulation via some** sort of "waveform writing GUI", but it would be great if we programmatically generate these
- generates digital signals at its output \rightarrow VHDL !! ▪ Well, we already know of a "tool" that allows us to programmatically describe something that
- This is where it gets confusing \rightarrow we use VHDL to describe a circuit that generates stimulus **signals for the simulation of a DUT that we also described in VHDL** (different source files of course)**.**
- **Digital systems naturally have circularities like this but once you get past it you see why this** makes sense \rightarrow by writing the stimulus in VHDL, you are practically generating something like a smaller version of the waveform generator you use on the physical testbench $\rightarrow \rightarrow$


```
13. \bigcirc 2024 Bur); Soner
1. library IEEE;
2. use IEEE.STD_LOGIC_1164 .ALL;
 3.
 4. entity coffeemaker_tb is
 5. -- Port ( );
 6. end coffeemaker tb;
7.
 8. architecture Behavioral of coffeemaker_tb is
 9. component coffeemaker pwd
10. Port ( clk : in STD LOGIC ;
11. led : out STD_LOGIC_VECTOR (4 downto 0);
12. sw : in STD_LOGIC_VECTOR (4 downto 0)
14. end component;
15. signal clk : STD_LOGIC ;
16. signal led : STD_LOGIC_VECTOR (4 downto 0);
17. signal sw : STD_LOGIC_VECTOR (4 downto 0);
18. begin
19.
20. dut: entity work.coffeemaker port map (clk => clk, led => led, sw =>
     sw);
21. 
22. clk_process :process
23. begin
24. clk \langle = 10':25. wait for 5 ns;
26. clk \langle = 11 \rangle;
27. wait for 5 ns;
28. end process;
```


30. **begin**

 $\frac{54}{55}$.

56.

signals to DUT ports (names can be arbitrary, they don't have to match)

not on the FPGA!!)

30. **begin**

28. **end process**;

30. **begin**

-
- You can use practically any language to generate testbench stimuli like this, some industries in which FPGA implementations come at later stages of the project workflow (i.e., starting with software implementations) use C++ / C# / Python for compatibility with software tests.
- your simulator which will run the simulation on your VHDL-described circuit (the DUT). ▪ you just need to save the output waveform that you generate into a file that's readable by
- **•** Also, VHDL is not the most prominent testbench language, people generally use SystemVerilog (SV) for that purpose these days. However running a VHDL DUT through an SV testbench is not straightforward in most simulators.
- Vivado does allow this by simply writing a Verilog wrapper around your VHDL DUT and running the SV testbench on it, but for our simple simulations VHDL will be more than enough

. Intro to simulation and verification in digital circuits

▪ Verification approaches: why is it a hard problem?

. Using VHDL for simulation

▪ Vivado's simulator and open-source options: GHDL + GTKWave

- **.** Intro to simulation and verification in digital circuits
- Verification approaches: why is it a hard problem?
- **.** Using VHDL for simulation
- Vivado's simulator and free open-source options: GHDL + GTKWave

- Free and open-source software (FOSS) tools for simulation are lighter and cheaper (free!) compared to Vivado, meaning you can run more tests in less time with less resources
- **.** In terms of simulating logic behavior FOSS tools rarely make errors and when they do they typically have workarounds ([ref](https://www.reddit.com/r/FPGA/comments/8nlexh/xilinx_simulator_and_ghdl_behave_differently/))
- **However, when you want to go beyond behavioral simulation and synthesize + implement** © 2024 Burak Soner designs on FPGAs, FOSS options start drying up.
- Currently the only FOSS-friendly path that I'm aware of is Lattice FPGAs (instead of Xilinx) with the [Yosys](https://github.com/YosysHQ/yosys) toolkits, but those are also not "battle-tested" like Vivado and Quartus (Intel/Altera)
- **For lightweight behavioral simulation on your VHDL designs and testbenches, you can try out GHDL, which mimics Vivado's simulator + GTKWave to view waveforms.**
- **Example 1** Let me know if you want to try these out and I'll try to help you with the installations

- For post-synthesis and post-implementation simulation our Xilinx FPGAs, there are no FOSS alternatives, Vivado is the only option.
- Once you add your VHDL testbench to your VHDL design project and successfully connect the DUT to the testbench, the vivado simulator is pretty straightforward to use.
- **You just hit the "Run Simulation" button and choose what type of simulation you want to use**
- **.** I'm skipping the details of how these simulators work, but the Xilinx User Guides and application notes have a great level of detail about those aspects
- We will see how to use this tool in more detail in the next lab (FSM)

next → HW 2 + Lab 2 (FSMs)

