



ELEC 305

Digital System Design Lab

Fall 2024

Lecture 3: Simulation / Verification

Recap



- We know how to use Vivado to automatically **synthesize** that circuit and **implement** it on the FPGA
- New \rightarrow We can also use VHDL to generate test signals for our circuits to **simulate** their behavior rather than testing the system directly on the FPGA hardware
- Today we'll have a look at the simulation (and more generally the verification) aspect, which will guide us when we start working on more complicated systems

1.	library IEEE;
2.	use IEEE.STD LOGIC 1164.ALL;
з.	
4.	entity coffeemaker is
5.	<pre>Port (clk : in STD_LOGIC;</pre>
6.	<pre>led : out STD_LOGIC;</pre>
7.	sw : in STD_LOGIC
8.);
9.	end coffeemaker;
10.	
11.	architecture Behavioral of coffeemaker is
12.	<pre>signal pulse : std_logic := '0';</pre>
13.	<pre>signal count : integer range 0 to 199999999 := 0;</pre>
14.	begin
15.	<pre>process(clk, sw)</pre>
16.	begin
17.	<pre>if sw = '0' then</pre>
18.	pulse <= '0';
19.	<pre>elsif clk'event and clk = '1' then</pre>
20.	if count = 199999999 then
21.	<pre>count <= 0;</pre>
22.	pulse <= not pulse;
23.	else
24.	<pre>count <= count + 1;</pre>
25.	<pre>end if;</pre>
26.	end if;
27.	end process;
28.	
29.	<pre>led <= pulse;</pre>
30	end Behavioral:



2





- Intro to simulation and verification in digital circuits
- Verification approaches: why is it a hard problem?
- Using VHDL for simulation

© 2024 Burak Soner

Vivado's simulator and open-source options: GHDL + GTKWave





- Intro to simulation and verification in digital circuits
- Verification approaches: why is it a hard problem?
- Using VHDL for simulation

2024 Burak Soner

Vivado's simulator and open-source options: GHDL + GTKWave



• Waterfall $\rightarrow \rightarrow \rightarrow \rightarrow \rightarrow$

The specs dictate how the design should turn out, and simulations (+ other techniques) are used to verify that

- Verification on hardware (e.g., FPGA + logic analyzer) is also done, but simulation can cover significantly more cases
- Simulation is also sometimes the only feasible option for complicated designs and for debugging internal signals (can't put scope probes on signals inside the FPGA)



 Most projects spend >50% of the total engineering effort in verification. There are even dedicated verification companies, it's an industry on its own!



- The "Wilson Research Group Functional Verification Study" (WRG-FVS) by Mentor (now part of Siemens) keeps tabs on sector dynamics
- See how the number of verification engineers surpassed the number of design engineers in projects over the years!

12.0 11.6 Desian Engineers 11.0 11:0 10.5 10.5 10.3 10.1Verification Engineers 10.0 8.5 8.4 7.8 8.0 Design Projects 6.0 4.0

2016

Mean Peak Number of Engineers on ASIC/IC Projects

Mean Peak Number of Engineers on an ASIC/IC Project

Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

2012

2014

© 2020 Mentor Graphics Corporation

2020

2018

Mentor

24 HF, 2020 Wilson Research Group Functional Verification Study, Oct 2020

2010

2.0

0.0

2007



Mean Peak Number of Engineers By ASIC/IC Design Size



Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

© 2020 Mentor Graphics Corporation

Mentor[®]



Mean Peak Number of Engineers on a FPGA Project



Mean Peak Number of Engineers on FPGA Project

Source: Wilson Research Group and Mentor, A Siemens Business, 2020 Functional Verification Study

© 2020 Mentor Graphics Corporation



26 HF, 2020 Wilson Research Group Functional Verification Study, Oct 2020



Percentage of FPGA Project Time Spent in Verification



- There are many levels of verification: behavioral sim (no timing) is the first / fastest / simplest and it is inaccurate for timing. Then post-synth and post-impl are more accurate, but they take more time
- If we were to keep going after the FPGA deployment phase and fabricate this circuit (i.e., ASIC), there would be even further testing too.



See the "magic smoke test" for fun.



© 2024 Burak Soner



FPGA Biggest Functional Verification Challenge





FPGA Biggest Functional Verification Challenge





Picture this digital design workflow chart in the following way:

- Design specifications stage → abstract representation of your circuit, in words and numbers (e.g., "LED should blink at 1 Hz")
- As you go down, you transform that representation,
 - first into functional software (e.g., with C / Python)
 - then into an HDL,
 - then into a gate netlist (synthesis),
 - and finally into an FPGA bitstream (implementation + write_bitstream).
- After each of those steps, you have the option of "running" the circuit with certain stimuli and checking outputs.
- All of these runs would be simulations, we just don't call the final step that runs on the FPGA (or the ASIC) "simulation" per se, because that is the intended outcome of the project.



- We run "testbenches" in simulations
- A testbench consists of...
 - input stimuli for the device under test (DUT)
 - a mapping between simulation signals and the DUT ports
- The simulator tool takes the testbench stimuli, the DUT description (in VHDL / Verilog) and runs something called "discrete event simulation" (DES) to calculate the outputs so you can cross them with specs
- <u>DES</u> is a generic concept for simulating discontinuous systems, we just employ it here, nothing new.





- Why is it called a "testbench"?
- We test final deployed digital hardware (on FPGAs and ASICs) like this (right), with programmed (either via buttons on the tool or via a PC) waveform generators and logic analyzers on a bench.
- The simulator mimics this on earlier stages of the design workflow, so people called it a "testbench".



img src: https://www.ikalogic.com/assets/images/galleries/sp209/0%20Logic%20analyzer%20usecase.jpg



- For instance let's consider our blinking LED task from Lab 1, a checkoff list looked like this:
- SW# are the stimuli
- LEDs are the outputs
- Seq1-12 constitute all logical combinations of the inputs
- The simulation testbench for this lab would basically mimic what I did during the lab hours → "stimulate" the switches and record how the LEDs behave

	pwr	E/L	pw3	pw2	pw1	E/L	pw3	pw2	pw1	
Seq	SW0	SW1	SW4	SW3	SW2	LED1	LED4	LED3	LED2	LED0
	1 OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
	2 ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
	3 ON	OFF	OFF	OFF	ON	OFF	OFF	OFF	ON	OFF
	4 ON	OFF	OFF	ON	OFF	OFF	OFF	ON	OFF	OFF
	5 ON	OFF	OFF	ON	ON	OFF	OFF	ON	ON	blinking at 1 Hz
	6 ON	OFF	ON	OFF	OFF	OFF	ON	OFF	OFF	blinking at 1 Hz
	7 ON	OFF	ON	OFF	ON	OFF	ON	OFF	ON	blinking at 1 Hz
	8 ON	OFF	ON	ON	OFF	OFF	ON	ON	OFF	OFF
	9 ON	OFF	ON	ON	ON	OFF	ON	ON	ON	OFF
1	0 OFF	OFF	ON	OFF	ON	OFF	ON	OFF	ON	OFF
1	1 OFF	ON	ON	OFF	ON	ON	ON	OFF	ON	OFF
1	2 ON	ON	ON	OFF	ON	ON	ON	OFF	ON	blinking at 2 Hz



- Why didn't we simulate Lab 1?
- Simulators try to capture high-resolution timing information and extremely fast transients like gate delays etc., so they work at high time resolutions like 1 ps.
- We're trying to see if an LED blinks at 1 Hz or 2 Hz for ≈10 different switch configurations, that means we need to monitor at least a full period, which means at least ≈10 seconds.
 →That's at least 10^13 simulation steps when the time resolution is 1ps!!
 - Even if the simulation ran in reasonable time, the (uncompressed) simulation record file for this small experiment would be >10 GB !!
- It's possible to enlarge the step time, but convergence issues start after 1ns since the gate models aren't valid for larger steps, so you can't really run the simulation in that scenario (you might know "max step size" issues in MATLAB, this is similar, the solver breaks down. See ELEC518 for more on this).



- Let's change Lab 1 a bit and make it feasible for us to do the checkoff in simulation
 - \rightarrow 5 kHz blink rather than 1 Hz, simulation time of 15 ms (\approx 10 MB), 1 ms waits between seqs
- The clock is still very fast compared to the rest of the circuit, but now at least we can simulate the desired behavior →

Name	Value	0.000 ns 50.000 ns
lå clk	0	
∨ 😽 led[4:0]	00	(

		0.00000000 ms							
Name	Value	0.00000000 ms	2.00000000 ms	4.00000000 ms	6.00000000 ms	8.00000000 ms	10.00000000 ms	12.00000000 ms	14.000000000
la clk	0								
∨ 👽 led[4:0]	00	00	04 08		(XXXXXXXXXXXX 18	1c / 14	16		
16 [4]	0								
16 [3]	0								
16 [2]	0								
16 [1]	0								
16 [0]	0								
∨ ₩ sw[4:0]	00	00 01	05 (09	00 11	15 19	1d 14	16	17	\rightarrow
16 [4]	0		1 m m m m m m m m m m m m m m m m m m m						
16 [3]	0								
16 [2]	0								
16 [1]	0								
Ъ [0]	0								

-201

2024 Burak Sonei





7	ON	OFF	ON	OFF	ON	OFF	ON	OFF	ON	blinking at 5 kHz
8	ON	OFF	ON	ON	OFF	OFF	ON	ON	OFF	OFF
9	ON	OFF	ON	ON	ON	OFF	ON	ON	ON	OFF
10	OFF	OFF	ON	OFF	ON	OFF	ON	OFF	ON	OFF
11	OFF	ON	ON	OFF	ON	ON	ON	OFF	ON	OFF
12	ON	ON	ON	OFF	ON	ON	ON	OFF	ON	blinking at 10 kHz

		seq1	seq2	seq3	seq4	seq5	seq6	seq7	seq8	seq9	seq10	seq11	seq12	waiting for sim end	l on seq12
Name	Value	0.000000000	15	2.000000000	ms	4.000000000	"S	5.000000000	15 	3.000000000	ms	10,00000000	ms	12.000000000 ms	14.000000000
lå clk	0														
∨ ₩ led[4:0]	00	0		04	08	XXXXXXXXX	XXXXXXXXX	XXXXXXXXX	. 18	lc	14	16			
14 [4]	0														
14 [3]	0														
16 [2]	0														
16 [1]	0														9
[0]	0						ллллг	ΠΠΠΠΓ				_			nnnnnnn n
∨ 😽 sw[4:0]	00	00	01	05	09	Od	11	15	19	1d	14	16		17	
14	0														
14 [3]	0														2
1 [2]	0														
14 [1]	0														
[0]	0												1	-	



- That was behavioral sim., post-synth and post-impl simulations add more accurate timing info
- Zoom in to the 7ms mark, see how the LED responses are delayed a bit in post-synth, and there's further delay on the LEDO line after implementation. Post-impl is the most accurate.







- Intro to simulation and verification in digital circuits
- Verification approaches: why is it a hard problem?
- Using VHDL for simulation

2024 Burak Soner

Vivado's simulator and open-source options: GHDL + GTKWave



Intro to simulation and verification in digital circuits

- Verification approaches: why is it a hard problem?
- Using VHDL for simulation

2024 Burak Soner

Vivado's simulator and open-source options: GHDL + GTKWave

- Lab 1 verification was easy enough just now... so why is verification hard?
- Mainly because verification effort grows fast vs. the increase in design complexity

© 2024 Burak Soner

- E.g., consider the case in which we need a 6-bit password instead of a 3-bit password for Lab 1.
 We had to test for 8 combinations with a 3-bit password, with 6-bits we need to test for 64.
- Once you start factoring in different aspects, things start getting out of hand if you're planning to continue on this exhaustive testing approach, especially with multiple clock/control paths and complex arithmetic

	pwr	E/L	pw3	pw2	pw1	E/L	pw3	pw2	pw1	
Seq	SW0	SW1	SW4	SW3	SW2	LED1	LED4	LED3	LED2	LED0
1	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
2	ON	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF	OFF
3	ON	OFF	OFF	OFF	ON	OFF	OFF	OFF	ON	OFF
4	ON	OFF	OFF	ON	OFF	OFF	OFF	ON	OFF	OFF
5	ON	OFF	OFF	ON	ON	OFF	OFF	ON	ON	blinking at 1 Hz
6	ON	OFF	ON	OFF	OFF	OFF	ON	OFF	OFF	blinking at 1 Hz
7	ON	OFF	ON	OFF	ON	OFF	ON	OFF	ON	blinking at 1 Hz
8	ON	OFF	ON	ON	OFF	OFF	ON	ON	OFF	OFF
9	ON	OFF	ON	ON	ON	OFF	ON	ON	ON	OFF
10	OFF	OFF	ON	OFF	ON	OFF	ON	OFF	ON	OFF
11	OFF	ON	ON	OFF	ON	ON	ON	OFF	ON	OFF
12	ON	ON	ON	OFF	ON	ON	ON	OFF	ON	blinking at 2 Hz



Verification Approaches

- In more formal terms, verifying a complex design (similar to verifying a software program) is a problem that is "<u>NP-hard</u>"
- While it is certainly not unsolvable, sometimes exhaustive testing is infeasible since total runtime can be as much as years even on supercomputers
- Therefore, clever approaches are always sought for
- These range from simply designing a good simulation testbench that represents the verification space well and finds possible bugs, to more complicated algorithmic solutions that can augment or even replace such brute force simulation-testing





2024 Burak Soner



- So we've talked about two somewhat naive approaches:
 - 1) exhaustive testing of "all possible scenarios" in the verification space
 - 2) coming up with fewer clever tests that represent the whole space those scenarios cover
- There are at least two other prominent options:
 - Intelligent verification: can be briefly summarized as an adaptive version of (2), where an algorithm searches or optimizes for representative tests **as** the tests are running and the outputs are analyzed. For instance, you do 1 test, see the results, design the next test so that it tests a maximally different part of the verification space, and so on and so forth until you cover as much of the space as possible with as few tests as possible.
 - Formal verification: rather than simulating possible scenarios and interpreting them, you try to model the system you designed mathematically so that you can try to rigorously prove that the system works as intended via <u>assertions</u>.

Verification Approaches

2024 Burak Soner



- Intelligent verification is a growing field, but it's relatively new right now so it's not prevalent in the industry
- Formal verification is motivated by the following idea: "You will not be able to run a truly exhaustive test for most practical designs, and an incomplete exhaustive test can be misleading (see the example described on the right), so you need rigorous proof to truly verify that your design works as intended".
- This is a very promising field that has made it into standard practices (Vivado <u>supports</u> one method called "Equivalency Checking"), but it's very specialized work since the methods typically have constraints that need to be "tuned" for the design. See <u>this</u> <u>reddit thread</u> for formal verification "lore" in the industry.



rmal Verification In Industry (I)

In mathematics, a general proposition can't be *proved* by testing many possible cases. A rigorous proof is something different.

Sometimes even a huge weight of numerical evidence can be misleading. For example, Littlewood proved in 1914 that $\pi(n) - li(n)$ changes sign infinitely often, where $\pi(n)$ is the number of primes $\leq n$ and

$$li(n) = \int_0^n du/ln(u)$$

This came as a surprise since not a single sign change had been found despite extensive testing of values up to 10^{10} . (In the days before computers.)

Similarly, extensive testing of hardware or software may still miss errors that would be revealed by a formal proof.

ohn Harrison

Verification Approaches

2024 Burak Soner



- Good formal verification methods usually saves people A LOT of time and money since "exhaustive testbenching" is extremely infeasible in some complex projects (e.g., think of a Pentium CPU project)
- However coming up with such methods for general use cases is also very hard. Typically experts get contracted specifically for a project and devises / tunes methods accordingly. See one such expert <u>here (GT LLC)</u> → → → → → → → →



16 / 285



Intro to simulation and verification in digital circuits

- Verification approaches: why is it a hard problem?
- Using VHDL for simulation

2024 Burak Soner

Vivado's simulator and open-source options: GHDL + GTKWave





Intro to simulation and verification in digital circuits

Verification approaches: why is it a hard problem?

© 2024 Burak Soner

Using VHDL for simulation

🛛 2024 Burak Soner

Vivado's simulator and open-source options: GHDL + GTKWave



- VHDL was originally devised for just *describing* circuits, people *read* VHDL descriptions to verify circuit functionality *on paper*, so VHDL was like a documentation format.
- Naturally, two additional uses emerged for VHDL to augment this workflow:
 - Automatic Synthesis: Given the VHDL description, generate a circuit design in terms of known components (e.g., the CLBs on the FPGA, stuff that we see on the schematic after implementation)
 - "Logic compilers" were developed: Took VHDL circuit descriptions + component libraries as input, generating FPGA-deployable circuits as output
 - *Simulation*: Given a VHDL description, verify the performance of the circuits that is represented by that description
 - "Logic simulators" were developed: Took VHDL circuit descriptions (DUT) + input stimulus vectors as input, generating DUT responses as output



- Component libraries for synthesis are developed "offline" by FPGA manufacturers, so synthesis is covered. How do we generate the input stimuli for simulation?
- We can of course manually write vectors of signals for each test case in simulation via some sort of "waveform writing GUI", but it would be great if we programmatically generate these
- Well, we already know of a "tool" that allows us to programmatically describe something that generates digital signals at its output → VHDL !!
- This is where it gets confusing → we use VHDL to describe a circuit that generates stimulus signals for the simulation of a DUT that we also described in VHDL (different source files of course).
- Digital systems naturally have circularities like this but once you get past it you see why this makes sense → by writing the stimulus in VHDL, you are practically generating something like a smaller version of the waveform generator you use on the physical testbench →→





```
library IEEE;
 1.
 2.
       use IEEE.STD LOGIC 1164 .ALL;
 3.
 4.
      entity coffeemaker tb is
 5.
       -- Port ();
 6.
       end coffeemaker tb;
 7.
       architecture Behavioral of coffeemaker tb is
 8.
           component coffeemaker pwd
 9.
10.
              Port ( clk : in STD LOGIC;
11.
                     led : out STD LOGIC VECTOR (4 downto 0);
12.
                      sw : in STD LOGIC VECTOR (4 downto 0)
13.
                 );
14.
           end component;
           signal clk : STD LOGIC;
15.
16.
           signal led : STD LOGIC VECTOR (4 downto 0);
17.
           signal sw : STD LOGIC VECTOR (4 downto 0);
18.
       begin
19.
           dut: entity work.coffeemaker port map (clk => clk, led => led, sw =>
20.
       sw);
21.
22.
           clk process :process
23.
           begin
24.
              clk <= '0';
25.
              wait for 5 ns;
               clk <= '1';
26.
27.
               wait for 5 ns;
28.
           end process;
```

29.	sim process : process
30.	begin
31.	sw <= "00000"; seq 1
32.	<pre>wait for 1 ms; arbitrary wait.</pre>
33.	sw <= "00001"; seq 2
34.	wait for 1 ms;
35.	sw <= "00101"; seq 3
36.	<pre>wait for 1 ms;</pre>
37.	sw <= "01001"; seq 4
38.	<pre>wait for 1 ms;</pre>
39.	sw <= "01101"; seq 5
40.	<pre>wait for 1 ms;</pre>
41.	sw <= "10001"; seq 6
42.	<pre>wait for 1 ms;</pre>
43.	sw <= "10101"; seq 7
44.	<pre>wait for 1 ms;</pre>
45.	sw <= "11001"; seq 8
46.	<pre>wait for 1 ms;</pre>
47.	sw <= "11101"; seq 9
48.	<pre>wait for 1 ms;</pre>
49.	sw <= "10100"; seq 10
50.	wait for 1 ms;
51.	sw <= "10110"; seq 11
52.	wait for 1 ms;
53.	sw <= "10111"; seq 12
54.	wait;
55.	end process;
56.	<pre>end Behavioral;</pre>



This "circuit" that generates signals	
library IEEE; use IEEE.STD_LOGIC_1164 .ALL; for simulation will not get	
entity coffeemaker_tb is synthesized and make it out to the	
<pre> Port (); end coffeemaker_tb;</pre> FPGA, so it doesn't need ports	
architecture Behavioral of coffeemaker_tb is	
component coffeemaker_pwd	
<pre>Port (clk : in STD_LOGIC;</pre>	
<pre>led : out STD_LOGIC_VECTOR (4 downto 0);</pre>	
<pre>sw : in STD_LOGIC_VECTOR (4 downto 0)</pre>	
© 2024 BL) ; Soner	
end component;	
<pre>signal clk : STD_LOGIC;</pre>	
<pre>signal led : STD_LOGIC_VECTOR (4 downto 0);</pre>	
<pre>signal sw : STD_LOGIC_VECTOR (4 downto 0);</pre>	
begin	
dut: entity work.coffeemaker port map (clk => clk, led => led, sw =>	
sw);	
bogin	
$V_{1} = V_{j}$	
wate tot 3 HS,	
wait for 5 ns.	
and process:	
	<pre>This "circuit" that generates signals ibrary IEEE; use IEEE.STD_LOGIC_1164.ALL; entity coffeemaker_tb is - Port (); end coffeemaker_tb; architecture Behavioral of coffeemaker_tb is component coffeemaker_pwd Port (clk : in STD_LOGIC; led : out STD_LOGIC(VECTOR (4 downto 0); sw : in STD_LOGIC(VECTOR (4 downto 0); signal clk : STD_LOGIC; signal led : STD_LOGIC; signal led : STD_LOGIC_VECTOR (4 downto 0); signal sw : STD_LOGIC_VECTOR (4 downto 0); signal for 5 ns; clk <= '0'; wait for 5 ns; clk <= '1'; wait for 5 ns; end process; end proc</pre>

sim process : proce	ss
begin	
sw <= "00000";	seq 1
<pre>wait for 1 ms;</pre>	arbitrary wait
sw <= "00001";	seq 2
<pre>wait for 1 ms;</pre>	
sw <= "00101";	seq 3
<pre>wait for 1 ms;</pre>	
sw <= "01001";	seq 4
<pre>wait for 1 ms;</pre>	
sw <= "01101";	seq 5
<pre>wait for 1 ms;</pre>	
sw <= "10001";	seq 6
<pre>wait for 1 ms;</pre>	
sw <= "10101";	seq 7
<pre>wait for 1 ms;</pre>	
sw <= "11001";	seq 8
<pre>wait for 1 ms;</pre>	
sw <= "11101";	seq 9
<pre>wait for 1 ms;</pre>	
sw <= "10100";	seq 10
<pre>wait for 1 ms;</pre>	
sw <= "10110";	seq 11
<pre>wait for 1 ms;</pre>	
sw <= "10111";	seq 12
wait;	
end process;	
end Behavioral;	







1.	library IEEE;
2.	use IEEE.STD LOGIC 1164.ALL;
з.	
4.	entity coffeemaker tb is
5.	Port ();
6.	end coffeemaker tb;
7.	
8.	architecture Behavioral of coffeemaker tb is
9.	component coffeemaker pwd
10.	Port (clk : in STD LOGIC;
11.	<pre>led : out STD LOGIC VECTOR (4 downto 0);</pre>
12.	sw : in STD_LOGIC_VECTOR (4 downto 0)
13.	© 2024 Bu); Somer
14.	end component;
15.	signal clk : STD LOGIC;
16.	signal led : STD LOGIC VECTOR (4 downto 0);
17.	signal sw : STD_LOGIC_VECTOR (4 downto 0);
18.	begin
19.	-
20.	dut: entity work.coffeemaker port map (clk => clk, led => led, sw =>
	s_{0}
21.	
22.	clk process :process Define DIIT and man testhench
23.	begin
24.	clk <= '0'; signals to DLIT norts (names can be

signals to DUT ports (names can be arbitrary, they don't have to match)

sim process : proces	ss
begin	
sw <= "00000";	seg 1
<pre>wait for 1 ms;</pre>	arbitrary wait.
sw <= "00001";	seq 2
<pre>wait for 1 ms;</pre>	
sw <= "00101";	seq 3
<pre>wait for 1 ms;</pre>	
sw <= "01001";	seq 4
<pre>wait for 1 ms;</pre>	
sw <= "01101";	seq 5
<pre>wait for 1 ms;</pre>	
sw <= "10001";	seq 6
<pre>wait for 1 ms;</pre>	
sw <= "10101";	seq 7
<pre>wait for 1 ms;</pre>	
sw <= "11001";	seq 8
<pre>wait for 1 ms;</pre>	
sw <= "11101";	seq 9
wait for 1 ms;	
sw <= "10100";	seq 10
wait for 1 ms;	
sw <= "10110";	seq 11
wait for 1 ms;	10
sw <= "10111";	seq 12
wait;	
end process;	
ena Benavioral;	

29. 30. 31. 32. 33. 34. 35. 36. 37. 38. 39. 40. 41. 42. 43. 44. 45. 46. 47. 48. 49. 50. 51. 52. 53. 54.

55.

56.

wait for 5 ns;

wait for 5 ns;

clk <= '1';

end process;

25.

26.

27.

28.



| <pre>2. use IEEE.STD_LOGIC_1164.ALL; 3. 4. entity coffeemaker_tb is 5 Port (); 6. end coffeemaker_tb;</pre> | | | | | |
|---|--|--|--|--|--|
| <pre>3. 4. entity coffeemaker_tb is 5 Port (); 6. end coffeemaker_tb;</pre> | | | | | |
| 4. entity coffeemaker_tb is 5 Port (); 6. end coffeemaker_tb; | | | | | |
| 5 Port ();
6. end coffeemaker_tb; | | | | | |
| <pre>6. end coffeemaker_tb;</pre> | | | | | |
| | | | | | |
| 7. | | | | | |
| 8. architecture Behavioral of coffeemaker tb is | | | | | |
| 9. component coffeemaker pwd | | | | | |
| Port (clk: in STD LOGIC: | | | | | |
| led : out STD LOGIC VECTOR (4 downto 0); | | | | | |
| SW : in STD LOGIC VECTOR (4 downto 0) | | | | | |
| | | | | | |
| end component: | | | | | |
| 15. signal clk : STD LOGIC: | signal clk · STD LOGIC · | | | | |
| 16. signal led : STD LOGIC VECTOR (4 downto 0): | signal led \cdot STD LOGIC VECTOR (4 downto 0) \cdot | | | | |
| 17 signal sw · STD LOGIC VECTOR (4 downto 0): | signal sw STD LOCIC VECTOR (4 downto 0); | | | | |
| 18 begin | bogin | | | | |
| 10. Jogan | | | | | |
| 20 dut: entity work coffeemaker port man (clk -> clk led -> led sw -> | dut, antitu work asfformation ment man (all => all lad => lad av => | | | | |
| 20. aut. energy work.correemaker port map (crk -> crk, red -> red, sw -> | aut: entity work.colleemaker port map (Cik => Cik, led => led, sw => | | | | |
| 21 | | | | | |
| Define the clock signal as a | | | | | |
| 22. CIX_process .process | | | | | |
| 24. Sequential process (we can't use | | | | | |
| 23. $CIA = 0$, | | | | | |
| the clk on the XCD here, we're | | | | | |

not on the FPGA!!)

| 29. | sim process : process |
|-----|--|
| 30. | begin |
| 31. | sw <= "00000"; seq 1 |
| 32. | <pre>wait for 1 ms; arbitrary wait</pre> |
| 33. | sw <= "00001"; seq 2 |
| 34. | <pre>wait for 1 ms;</pre> |
| 35. | sw <= "00101"; seq 3 |
| 36. | <pre>wait for 1 ms;</pre> |
| 37. | sw <= "01001"; seq 4 |
| 38. | <pre>wait for 1 ms;</pre> |
| 39. | sw <= "01101"; seq 5 |
| 40. | <pre>wait for 1 ms;</pre> |
| 41. | sw <= "10001"; seq 6 |
| 42. | <pre>wait for 1 ms;</pre> |
| 43. | sw <= "10101"; seq 7 |
| 44. | <pre>wait for 1 ms;</pre> |
| 45. | sw <= "11001"; seq 8 |
| 46. | <pre>wait for 1 ms;</pre> |
| 47. | sw <= "11101"; seq 9 |
| 48. | <pre>wait for 1 ms;</pre> |
| 49. | sw <= "10100"; seq 10 |
| 50. | <pre>wait for 1 ms;</pre> |
| 51. | sw <= "10110"; seq 11 |
| 52. | <pre>wait for 1 ms;</pre> |
| 53. | sw <= "10111"; seq 12 |
| 54. | wait; |
| 55. | end process; |
| 56. | end Behavioral; |
| | |

wait for 5 ns;

end process;

27.

28.



| 1 | 11 | Define the stimuli | 29. | |
|-----|--|-------------------------------|-----------|--|
| 1. | LIDrary LEEE; | Denne the Stinun | 30. | |
| 2. | use IEEE.STD_LOGIC_II64 .ALL; | (i.e., switch positions | 31.
32 | |
| 4. | entity coffeemaker tb is | | 33. | |
| 5. | Port (); | tor seg1,2,,12) | 34. | |
| 6. | <pre>end coffeemaker tb;</pre> | | 35. | |
| 7. | — | | 36. | |
| 8. | architecture Behavioral of coffeemaker tb i | S | 37. | |
| 9. | component coffeemaker pwd | | 38. | |
| 10. | <pre>Port (clk : in STD LOGIC;</pre> | | 39. | |
| 11. | led : out STD_LOGIC_VECTOR (+ | downto 0); | 40. | |
| 12. | sw : in STD LOGIC VECTOR (| downto 0) | 41. | |
| 13. | © 2024 Bu); Soner | | 42. | |
| 14. | end component; | | 43. | |
| 15. | <pre>signal clk : STD_LOGIC;</pre> | | 44. | |
| 16. | <pre>signal led : STD_LOGIC_VECTOR (4 downto 0);</pre> | | | |
| 17. | <pre>signal sw : STD_LOGIC_VECTOR (4 downto)</pre> |) (); | 46. | |
| 18. | begin | | 47. | |
| 19. | | | 48. | |
| 20. | dut: entity work.coffeemaker port map | clk => clk, led => led, sw => | 49. | |
| | sw); | | 50. | |
| 21. | | | 51. | |
| 22. | clk_process : process | | 52. | |
| 23. | begin | | 53. | |
| 24. | clk <= '0'; | | 54. | |
| 25. | <pre>wait for 5 ns;</pre> | | 55. | |
| 26. | clk <= '1'; | | 56. | |
| 27. | <pre>wait for 5 ns;</pre> | | | |
| 28. | end process; | | | |

| sim_process: proces | ss 🔪 |
|---------------------------|-----------------|
| begin | |
| sw <= "00000"; | seq 1 |
| <pre>wait for 1 ms;</pre> | arbitrary wait. |
| sw <= "00001"; | seq 2 |
| <pre>wait for 1 ms;</pre> | |
| sw <= "00101"; | seq 3 |
| <pre>wait for 1 ms;</pre> | |
| sw <= "01001"; | seq 4 |
| <pre>wait for 1 ms;</pre> | |
| sw <= "01101"; | seq 5 |
| <pre>wait for 1 ms;</pre> | |
| sw <= "10001"; | seq 6 |
| <pre>wait for 1 ms;</pre> | |
| sw <= "10101"; | <i>seq</i> 7 |
| <pre>wait for 1 ms;</pre> | |
| sw <= "11001"; | seq 8 |
| <pre>wait for 1 ms;</pre> | |
| sw <= "11101"; | seq 9 |
| <pre>wait for 1 ms;</pre> | |
| sw <= "10100"; | seq 10 |
| <pre>wait for 1 ms;</pre> | |
| sw <= "10110"; | seq 11 |
| <pre>wait for 1 ms;</pre> | |
| sw <= "10111"; | seq 12 |
| wait; | |
| end process; | |
| end Behavioral; | |

- You can use practically any language to generate testbench stimuli like this, some industries in which FPGA implementations come at later stages of the project workflow (i.e., starting with software implementations) use C++ / C# / Python for compatibility with software tests.
- you just need to save the output waveform that you generate into a file that's readable by your simulator which will run the simulation on your VHDL-described circuit (the DUT).
- Also, VHDL is not the most prominent testbench language, people generally use SystemVerilog (SV) for that purpose these days. However running a VHDL DUT through an SV testbench is not straightforward in most simulators.
- Vivado does allow this by simply writing a Verilog wrapper around your VHDL DUT and running the SV testbench on it, but for our simple simulations VHDL will be more than enough





Intro to simulation and verification in digital circuits

Verification approaches: why is it a hard problem?

© 2024 Burak Soner

Using VHDL for simulation

© 2024 Burak Sonei

Vivado's simulator and open-source options: GHDL + GTKWave





Intro to simulation and verification in digital circuits

- Verification approaches: why is it a hard problem?
- Using VHDL for simulation

• Vivado's simulator and free open-source options: GHDL + GTKWave

2024 Burak Soner



- Free and open-source software (FOSS) tools for simulation are lighter and cheaper (free!) compared to Vivado, meaning you can run more tests in less time with less resources
- In terms of simulating logic behavior FOSS tools rarely make errors and when they do they typically have workarounds (<u>ref</u>)
- However, when you want to go beyond behavioral simulation and synthesize + implement designs on FPGAs, FOSS options start drying up.
- Currently the only FOSS-friendly path that I'm aware of is Lattice FPGAs (instead of Xilinx) with the <u>Yosys</u> toolkits, but those are also not "battle-tested" like Vivado and Quartus (Intel/Altera)
- For lightweight behavioral simulation on your VHDL designs and testbenches, you can try out GHDL, which mimics Vivado's simulator + GTKWave to view waveforms.
- Let me know if you want to try these out and I'll try to help you with the installations

2024 Burak Soner



- For post-synthesis and post-implementation simulation our Xilinx FPGAs, there are no FOSS alternatives, Vivado is the only option.
- Once you add your VHDL testbench to your VHDL design project and successfully connect the DUT to the testbench, the vivado simulator is pretty straightforward to use.
- You just hit the "Run Simulation" button and choose what type of simulation you want to use
- I'm skipping the details of how these simulators work, but the Xilinx User Guides and application notes have a great level of detail about those aspects
- We will see how to use this tool in more detail in the next lab (FSM)



© 2024 Burak Sonei



next \rightarrow HW 2 + Lab 2 (FSMs)

